High-Level State Machine Specification and Synthesis
نویسندگان
چکیده
Current synthesis methodologies based on hardwaredescription languages focus mainly on two distinct levels: behavior and register-transfer levels. In many practical cases, however, the initial specification lies between a pure behavioral description and a completely structural one. This paper presents a method and algorithms for exploring the design space between the register-transfer and behavioral levels. The method consists of the specification of a high-level state machine, which combines the advantages of a specific control structure, by means of states and transitions, with the flexibility of behavioral descriptions inside each high-level state. High-level synthesis techniques are used for synthesizing this machine. As a result, the user has control over the final controller implementation and is able to perform high-level trade-offs between control and data-path.
منابع مشابه
Verifying Compiler Based Refinement of Bluespec Specifications using the SPIN Model Checker
The underlying model of computation for PROMELA is based on interacting processes with asynchronous communication, and hence SPIN has been mainly used as a verification engine for concurrent software systems. On the other hand, hardware verification has mostly focused on clock synchronous register-transfer level (RTL) models. As a result, verification tools such as SMV which are based on synchr...
متن کاملClairvoyant: a synthesis system for production-based specification
This paper describes a new high-level synthesis system based on the hierarchical Production-Based Specification (PBS). Advantages of this form of specification are that the designer does not describe the control flow in terms of explicit states or control variables and that the designer does not describe a particular form of implementation. The production-based specification also separates the ...
متن کاملOptimizing the control-unit through the resynchronization of operations
Most approaches to control-unit optimization use a finite state machine model, where operations are bound to control states. However, when synthesizing circuits from a higher, more abstract level of hardware specification that supports concurrency and synchronization, these approaches may be overly restrictive. We present a strategy for optimizing control circuits based on resynchronization of ...
متن کاملNet-based Synthesis of Delay-insensitive Circuits
This paper is an introduction to a novel fonnal theory of delay-insensitive circuits, their verification and synthesis. We co.nsider asynchronous circuits, obtained by suitably interconnecting basic components ("modules"). Such a circuit is "delay-insensitive" if its correct behavior is independent of the delays of its modules and its connecting'wires. a The novel features of our approach are,t...
متن کاملScheduling Verification in High-Level Synthesis - Implementation of a Normalizer and a Code Motion Verifier
High level synthesis is the process of generating the register transfer level (RTL) design from the behavioral description. The synthesis process consists of several interdependent phases: Preprocessing, Scheduling, Register Allocation and Binding of variables, Control Path and Data Path generation, and Generation of synthesizable Verilog code (RTL). A High-level synthesis tool, called Structur...
متن کامل